|
In order to compete with Intel's Advanced Programmable Interrupt Controller (APIC), which had enabled the first Intel 486-based multiprocessor systems, in early 1995 AMD and Cyrix proposed as somewhat similar-in-purpose OpenPIC architecture supporting up to 32 processors. The OpenPIC architecture had at least declarative support from IBM and Compaq around 1995. No x86 motherboard was released with OpenPIC however.〔André D. Balsa, (Note attached to "Linux Benchmarking: Part III -- Interpreting Benchmark Results" ) appearing in Issue 24 of Linux Gazette, January 1998〕 After the OpenPIC's failure in the x86 market, AMD licensed the Intel APIC Architecture for its AMD Athlon and later processors. IBM however developed their MultiProcessor Interrupt Controller (MPIC) based on the OpenPIC register specification.〔 In the reference IBM design, the processors share the MPIC over a DCR bus, with their access to the bus controlled by a DCR Arbiter. MPIC supports up to four processors and up to 128 interrupt sources.〔IBM (Multiprocessor Interrupt Controller. Data Book )〕 Through various implementations, the MPIC was included in PowerPC reference designs and some retail computers. IBM used a MPIC based on OpenPIC 1.0 in their RS/6000 F50 and one based on OpenPIC 1.2 in their RS/6000 S70. Both of these systems also used a dual 8259 on their PCI-ISA bridges.〔Arca Systems TTAP Evaluation Facility, "(The IBM Corporation RS/6000 Distributed System Running AIX Version 4.3.1. TCSEC Evaluated C2 Security )", p. 29〕 An IBM MPIC was also used in the RS/6000 7046 Model B50.〔RS/6000 7046 Model B50 Handbook, November 1999, IBM document G24-7046-00, p. 107〕 The Apple Hydra Mac I/O (MIO) chip (from the 1990s Mac OS era) implemented a MPIC alongside a SCSI controller, ADB controller, GeoPort controller, and timers.〔(Yellowknife Reference Platform Hardware Design Manual ), p. 11〕 The Apple implementation of "Open PIC" (as the Apple documentation of this era spells it) in their first MIO chip for the Common Hardware Reference Platform was based on version 1.2 of the register specification and supported up to two processors and up to 20 interrupt sources.〔Macintosh Technology in the Common Hardware Reference Platform, section "2.4.7 Open PIC Interrupt Controller", p. 11, ISBN 155860393X〕 A MPIC was also incorporated in the newer K2 I/O controller used in the Power Mac G5s.〔(Take a Look Inside the G5-Based Dual-Processor Power Mac )〕〔(Power Mac G5 Developer Note (Legacy) ), p. 26〕 Freescale also uses a MPIC ("compatible with the Open PIC") on all its PowerQUICC and QorIQ processors.〔(Freescale MPIC Interrupt Controller Node )〕 The Linux Kernel-based Virtual Machine (KVM) supports a virtualized MPIC with up to 256 interrupts, based on the Freescale variants. == See also == * Programmable Interrupt Controller (PIC) 抄文引用元・出典: フリー百科事典『 ウィキペディア（Wikipedia）』 ■ウィキペディアで「OpenPIC and MPIC」の詳細全文を読む スポンサード リンク
|